



Skilling India in Electronics



N · S · D · C

National
Skill Development
Corporation


Transforming the skill landscape



Skill India

कौशल भारत - कुशल भारत

ESSCI – NSDC Certified
Industrial Training
in
VLSI Design & Verification
(Live Project)



DKOP Labs Pvt. Ltd.

Knowledge, Operations and Practices

A-82, Ground Floor, Sector – 57, Noida – 201301

Mob: +91-9971792797, +91-9780280410, +91-9910101496; Tel: 0120-4274237

Email: info@dkoplabs.com; Web: <http://www.dkoplabs.com>

MODULE TOPICS

MODULE 1: VLSI DESIGN FLOW

1. VLSI design flow awareness

MODULE 2: LINUX OPERATING SYSTEM & SHELL SCRIPTING

1. Introduction to Linux OS
2. Commands for Managing files and directories
3. Methods of Securing Files in Linux
4. Document Processing commands
 - a. Filters
 - b. Redirection
 - c. Pipes
 - d. Wildcards
5. Creating files using the vi editor
6. vi Commands
7. Automating tasks using shell scripts
8. Using conditional execution in shell scripts
 - a. Arithmetic Conditions
 - b. String Conditions
 - c. File/Directory conditions
9. Managing repetitive tasks using shell scripts
10. Parameters Handling
11. Advanced features
 - a. functions
 - b. awk
 - c. signal and traps

MODULE 3: DIGITAL SYSTEM IC DESIGN

1. Introduction to Digital System IC Design
2. Number System and Boolean logic
3. Logic gates, functions & library
4. Optimization techniques for logic functions
5. Designing combinational circuits
 - a) Error Detection and Correction Logic
 - b) Parity Generator and Checker
6. Analysis and Synthesis of combinational circuits
 - a) Arithmetic and Logical functions
 - b) Data Transmitters
 - c) Code Convertors
7. Logic Families
 - a) TTL
 - b) ECL
 - c) CMOS
8. Designing synchronous sequential circuits
9. Analysis and Synthesis of sequential circuits like Flip-Flops, registers, counters and memory
10. Basics of Microprocessor
11. Designing Finite State Machines (FSM)
12. Discussion - Special circuits like LFSR, FIFO, barrel shifter
13. Case study - UART

MODULE 4: VERILOG HDL

1. Introduction to Verilog HDL

2. Data types
3. Gate-Level modeling
4. Operators
5. Dataflow modeling
6. Modeling timing and delays
7. Behavioral modeling
8. Parameters, tasks and functions
9. Compiler directives
10. System tasks
11. File input/output
12. Switch-level modeling
13. User Defined Primitives
14. Design Case Studies – FSM, ALU, RAM, ROM, UART, Adaptive Traffic light signal

MODULE 5: PROJECT IN VERILOG

1. Project Study
2. Design & Implementation using Mentor Graphics ModelSim simulation tools
3. Presentation & Document submission
4. Evaluation of Project

MODULE 6: SYNTHESIS USING FPGA

1. Introduction to FPGAs and FPGA kits
2. Insight into FPGA Architecture
3. Writing RTL for FPGA flow
4. FPGA Design Flow using Xilinx FPGA Kit and Xilinx Tools
5. Using special FPGA Resources in design
 - a) Block RAM
 - b) DCM (Digital Clock Manager)
 - c) Dedicated arithmetic functions
6. FPGA kit interfacing and configuration
 - a) SSLED
 - b) PS2 Keyboard
 - c) VGA Controller

MODULE 7: TCL SCRIPTING

1. Introduction
2. Data types, variables, assignments and expressions
3. Lists, arrays and associative arrays
4. Subroutines or Procedures
5. Control structures
6. File Input and Output
7. The world of regular expressions
8. More on TCL - trace, eval, exec, info, history, format

MODULE 8: VERIFICATION BASICS USING SYSTEMVERILOG

1. Introduction to the verification
2. Data types, operators – Fixed array, Dynamic array, Queues
3. Introduction to new constructs in SV – new in function
4. Interfaces – SV interfaces and modport
5. Object oriented paradigm (OOPs) – class introduction & inheritance
6. Inter-process communication – Threads and Events
7. Randomization – Introduction, distribution and conditional constructs
8. Introduction to Coverage and Assertion
9. Basic Labs

MODULE 9: SOFT SKILLS

1. **Resume Writing**
2. **Interview Facing Skills**
3. **Presentation Preparation & Delivery**

PROGRAM DETAILS

Batch Starts on	: January 2 nd & Feb 15 th
Total Seats	: 30 per batch (max)
Duration	: One Semester (About 5 months)
Timings	: 4 hours per day, 5 days per week
Fee	: 52,000/- (including all)

TOOLS

Our labs are equipped with Licenses of State-of-the-art Mentor Graphics EDA Tools, Windows/Linux based Open-Source EDA tools and demo versions of some industry tools.

1. Mentor Graphics Verilog Design & Simulation Tools
2. Open Source Verilog Design & Simulation Tool
3. Xilinx ISE for FPGA flow

BENEFITS FOR YOU

1. Helps you in understanding the **practical** and **industrial applications** of academic curriculum
2. Build your knowledge to develop **innovative projects** during your **final year** of engineering
3. Enhances the Skill-Set in your resume for **better placement prospects** within the **semiconductor industry**
4. Helps the aspirants of **higher studies abroad** to face the stiff competition from students of other countries
5. Build your confidence through **hands on exposure** to various **tools & technologies**

TEAM OF TRAINERS

DKOP Labs is proud to have highly qualified and experienced professionals from Industry, Research and Academics. For details, [click here](#).

PLACEMENTS

We have been providing excellent placement platform to our trainees in companies like Cadence, Xilinx, ST Microelectronics, Samsung, Synopsys, Mentor Graphics, SmartPlay, TrueChip, Agnisys, DKOP Labs, etc. For detailed list, [click here](#).